Add support for computing hypot (Verilog, VHDL)