Disable the reset for FPGA targets to enable block RAM infering.
Merge branch 'master' of github.com:t-crest/argo
Changes so Quartus infers bram component as on-chip memory.
Merge remote-tracking branch 'origin/master' into development
flattened SPM / timing data generation / random data generator for simulation