Make FPGA queue sizes configurable and clean up HDL generation.
Clean up test cases.