adi_project : ZC706 board name changed on 2014.2
daq1 : Update project to 2014.2

  - Cores are upadted
  - Concat module does not swap output anymore
  - Clock signal name ps7_clk_* changed to clk_fpga_*