VHDL implementation of the DLX architecture