[ARM64] Register-offset loads and stores with the 'option' field equal to 00x or 10x are undefined.
[ARM64] MOVK with sf=0 and hw<1>=1 is unallocated. Shift amount for ADD/SUB instructions is unallocated if shift > 4.
[ARM64] STRHro and STRBro were not being decoded at all.
[ARM64] Correctly alias LSL to UXTW for 32bit instruction variants, rather than UXTX
[ARM64] Add parsing for vector lists such as {v0.8b-v3.8b}
[ARM64] Add missing 1Q -> 1q vector kind alias
[ARM64] Add support for NV condition code (exists only for valid assembly/disassembly, equivilant to AL)
[ARM64] Shifted register ALU ops are reserved if sf=0 and imm6<5>=1, and also (for add/sub only) if shift=11.
[ARM64] Copy the named immediate operand mapping logic and enums from AArch64. AArch64's named immediate mapping and parsing is much more advanced than ARM64's. No functionality change - they're currently living side by side while I switch uses over.
[ARM64] Move ARM64BaseInfo.{cpp,h} into a Utils/ subdirectory, a la AArch64. These files are required in the decoder, disassembler and parser, and a layering violation was imminent.
[ARM64] Switch the decoder, disassembler, instprinter and asmparser over to using AArch64-style system registers, and fix up test failures discovered in the process.
[ARM64] Move CPSRField and DBarrier operands over to AArch64-style disassembly and assembly. This removes the last users of namespace ARM64SYS.
[ARM64] Remove ARM64SYS.
[ARM64] Add WZR to isGPR32Register, since every use needs to check for this anyway.
[ARM64] Remove PrefetchOp and use ARM64PRFM instead.
[ARM64] Use PStateMapper to ensure that MSRcpsr operands are validated during disassembly.
[ARM64] Port over the PostEncoderMethod from AArch64 for exclusive loads and stores, so the unused register fields are set to all-ones canonically but are recognised with any value.
[ARM64] Rework system register parsing to overcome SPSel clash in MSR variants.
[ARM64] Add missing tlbi operands and error for extra/missing register on tlbi aliases.
[ARM64] Port over the PostEncoderMethod fix for SMULH/UMULH from AArch64.