Changed veritas Main and FirstHalfTest (because there is no symbol FPGA2FPGA and that causes the test compilation to fail). Also removed some clutter (output of RLE_test2).