Share most of DRAM
Starting to understand the control interface for the 8051 CPU