fhdl/tools: do not attempt to rename sync clock domain if it does not exist
genlib/fsm: add NextValue to replace reg/reg_next/ce pattern
Wishbone DownConverter: Fix sel signal
bank: support direct mapping of CSRs on Wishbone
Merge branch 'master' of https://github.com/m-labs/migen