pipelined VHDL now consistent with LEMS in 2 synapse iafcellref example
vhdl export split into multiple files, more readable
first unit test added, however this repository does not supply a utility
to test exported VHDL