A five stage MIPS pipeline implemented in Verilog for EE3613