Update FPGA.scala

Change hard coded clock to support multiple clock domaine