Chronometer developped in VHDL for a FPGA chip.