use verilog to simulate a pipeline CPU