frontend/runelf: use new Comm
targets/ARTIQMiniSoC: remove 2 TTL channels to make room in FPGA
rtio: do housekeeping in gateware
rtio: remove unnecessary attributes