uart implementation with aligning clock
typo
uart testbench
unused wire
timeout for bad data
prescaler bug fix'd
new pll, new dividers
updated matlab script for one table
bad error detection
small refactor
small refactor of uart
display controller update
working implementation of main with sending and receiving data
protocol chooser refactor - TODO: wrapping chooses
new PLL IP core
project update