A 5-level pipeline mips cpu with 32 instrucitons supported