add simple wishbone master and slave with support of classic single write and read as specified in the wishbone spec b4; add unit tests for wishbone m,aster & slave
Merge branch 'master' of https://github.com/tmeissner/libvhdl