Simplified cache control buses.
Removed unused lines from MISO, split MISO for I- and D-
Modified cputest so it can be compiled with different options for different TBs.
This will enable us to skip the I-Cache test on the tb_application TB for the time being, for instance.
Adapted "application" core and its TB to the latest changes in the SRAM interface.