[TASK] Rename EPCS to EPCQ in design
[TASK] Timing constraints added for PLL clocks
[TASK] Clean up the design

- Add benchmark to pcp subsystem
- Add led to slow brdge for status/debug purpose