Nearly done with top layer FPGA routing
Working on alternate layer FPGA routing