Set of Registers and ALU implemented in VHDL