Oct6 ver2

from a predefined set of wires can create verilog instantiations of
components from netlist