Put all the files into a Verilog Xilinx project

Now we can edit the project and create new files inside the project
instead of having to upload each module outside of the project.