Add control register write to memory controller. Minor changes to bus controller to fix bugs w/ multiple burst transfers. Consolidate common modules (mux, dff, etc) into /common/ directory. Add synthesizable testbench for memory controller, with debug output support.
Merge branch 'master' of https://github.com/mschneider90/SeniorProject