hw: clean cache lines of altered translation table

For Cortex A8, and ARM1176JZF clean cache lines of altered MMU translation
tables.

Fix #1194
hw: re-enable the L2 cache for i.MX53 (Ref #1194)