Memory access interconnector which handles the priority and bandwidth