compiling ...
  *iverilog -o test_counter_d ./counter_d.v ./tb_counter_d.v
cosimulation setup ...
VCD info: dumpfile vcd/counter_d.vcd opened for output.
need to fix def test_counter_d(args):