Null Convention Logic Gates - Functional Simulation Testbenc Code using NC-Verilog