Fixed using wrong SRAM chip command for read and write in cache module; Removed debug printing now that things are working; Improved the partition printing format; Added taking SRAM chip out of dual or quad mode and making sure it's in sequential read and write mode. Added a bunch of other things to the cache test, which now passes just fine\!