change clk to 50Mhz in EchoTestbench.v. 50Mhz matches setup in FPGA(ml505top.ucf)