Fixed clock logic.