16-bit Microprocessor without Interlocked Pipeline Stages (MIPS) processor for based on pipeline architecture using the Verilog Hardware Description Language (HDL) for the design and implementation.