add optional LPF on baseband inputs
remap FPGA pins for clean routing to new PHY
improve MAX2112 bypassing
remove unused refclk wires