Verilog fpga example implements 7 segment