removed TSTRB ports from the AXI streaming buses
added almost_full to asymetrical FIFOs to manage TLAST
writes to FIFOs only happen when tx/rx lock is achieved first
added reset,lock,dc_b and loopback to registers
div-by-4 buffer now driven by user selected clock rather than external ref clk