Don't randomize Verilog $random seed in Chisel output

The test harness is now responsible for this.  This sidesteps a Module
deduplication bug and separates concerns.