[verilog] fix the last missing read/write data while using address 1-8
Merge branch 'master' of github.com:benwei/Learnings