Cleanup

Set SIMULATION flag when building in Verilator
Fix Verilator warnings by separating bus and next stage logic in axi_internal_ram