DDR4 Simulation Project in System Verilog