hdl/*/wb_position_calc/wbgen/*: fix wishbone register sync

The synchronization logic generated by the bgen2 is
apparently wrong. We must synchronize the Monit. values
with the Wishbone clock (clk_sys) and not with the Sampling
clock (fs_clk)