Simulation of logic gates