Test Design for FPGA