if the VHDL vector is a single bit -> 'std_ulogic' i.s.o. 'std_ulogic_vector'.  This makes it easier to read or assign to the register