Logic Synthesis and Verification Package