Implement pipelining for an arbitrary digital logic circuit