libraries used in an operator can be customized
add isBus parameter to addInput and addOutput

Afaik, this is the only way to create a std_logic_vector port of width 1.