The fpga design for my damn digital testing course, and the first try on the verilog language