The Prisim design in VHDL and FPGA