SPM shrinked down to 8 Bit address for usage with a 64 Bit,
160-Word ASIC SRAM with masked write. SPM low & high merged
together. To enable byte read & write the masking might be
used later on.