Added simple router and VIO to SpiNNaker FPGA design.
Fixed chipscope connection to peripheral HSS mux.
Added chipscope to raggedstone.