Adding sadc_test binary as exact copy of EmulateVMECPU
Eventloop with VITEC should work, now start GeSiCa readout...
First steps for GeSiCa, about to change to CPP
Switched to C++ish code
First possibly working version of sadc_test