Interpreter: an attempt at correct lmw/stmw behavior in MMU mode