[verilog] refine Makefile with Makefile.verilog
[verilog] 2 input and 1 output selection mux