Musings with verilog synthesis...

An attempt to generate jedec file for 22V10 style GALs out of verilog code.
Not done yet...