add optional correction for ADC's DC offset (just channel 1 for	now)
reduce 3 dB bandwidth of antialias filter slightly
generate PHY transmit clock using a DCM; disable PHY's clk125 output
use TCXO as CPU clock