expanded design to 8 buses; created shared WEN_NCLK module per chipbus; pulled out chipscope to top level; PENDING HARDWARE VERIFICATION