- moved CLK_4MHZ and E_N to global clock pins on the FPGA
- added another process to help detect CS authentically