Automated indentation for Verilog and SystemVerilog