Added clock.c and clock.h to configure PLL0 for 120MHz CPU op and a 48MHz USB